AIM: To Simulate, Synthesize and Implement VHDL code for FIFO memory.
LEARNING OBJECTIVE: To implement FIFO memory using VHDL design entry method.
EQUIPMENT'S REQUIRED: PC with Xilinx Software loaded (14.7 or 8.2 versions)
Subscribe to:
Post Comments (Atom)
VLSI Virtual Experiment 8: D Flipflop
AIM: To prepare CMOS layout, simulate and verify the output of D Flip flop EQUIPMENT'S REQUIRED: PC with Microwind software
-
AIM: To Simulate, Synthesize and Implement VHDL code for ALU. LEARNING OBJECTIVE: To implement ALU... -
AIM: To prepare CMOS layout, simulate and verify the output of Combinational Logic circuit EQUIPMENT'S REQUIRED: PC with Microwind sof... -
AIM: To Simulate, Synthesize and Implement VHDL code for Vending Machine. LEARNING OBJECTIVE: To implement vend...
No comments:
Post a Comment